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Analog transmission parameters like frequency response, 
intermodulation distortion, and envelope delay distortion 
are vital to audio and communication circuits. They are 
seldom tested thoroughly, however, because of the test 
time required by conventional techniques. Moreover, 
comprehensive testing requites a wide variety of speciali-
zed instrumentation that, in practice,,, the more difficult 
tests may be omitted entirely. 
In this thesis, we consider a radically different approach 
to analog testing, one which greatly reduces the test time 
while reducing a wide variety of hardware required. By em-
ploying a special Digital Signal Processing in a totally 
coherent, phase-locked test fixture, it is in fact possi-
ble to measure gain, harmonic distortion, IM distortion, 
frequency response, envelope delay distortion, and noise, 
all in a single brief test. 
1 
I.IN~R~DUC~ION 
Advancements in integrated circuit technology 
have occurred at a phenomenal rate. In the past few years, 
we have seen analog LSI signal processing circuits come 
of age. Now, LSI has extended into the analog domain with 
current designs implementing op-amps and other analog 
circuits on chip with digital circuits. Along with this 
step-function increase in complexity, have come a number 
of testing challenges. 
In the past, integrated filters were tested on 
systems that featured a high accuracy measuring device 
and provided high accuracy analog stimulus. For example, 
the traditional method of testing frequency response of 
an analog filter involves the use of an audio source to 
generate frequencies, and a notch filter combined with 
an audio voltmeter to measure filter's characteristic 
response. This approach yields a very accurate characte-
rization of the filter, but takes a long time to acquire 
the data. Because one frequency is stimulated and one 
measurement is done at a time, this single-tone testing 
is very slow and unsuitable for ATE used in production 
environment. Thus, the challenge for test engineers of 
...... 
these new technology chips will be to adequately test 
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To overcome limitations encountered in single-
tone testing, a new technique, called multitone testing, 
is developed. By applying advanced DSP software and 
• 
hardware instrumentation, this multitone testing is used 
in ATE applications for generating, and analysing spe-
cial purpose waveforms which consist of a summation of 
steady-state sinusoidals or "tones". While providing a 
very fast test speed, this technique permits simulta-
neous measurements of frequency response, harmonic dis-
tortion, and other characteristics. This paper will des-
cribe what a multitone testing is, and explore some of 
its advantages. A detailed analysis of testing a low-
pass filter with both techniques is used to explain this 
conclusion. 
In this section, I would like to show three fun-
damental principles that make it possible for a computer 
based test system to achieve fast test time: coherence, 
hardware emulation, and multitone testing. 
1. Coherence: 
The system is coherent in that all aspects of 
testing are synchronized in time. The stimulus source, 
the DUT, and the device measuring DUT response are con-
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rence by mean• of aynchronization aeparatea a DSP tester 
from the noncoherent meaaurement device. An example of 
the difference between "measuring" OUT response and 
"testing" DOT response ia shown in Fig. 1.1 and 1.2. 
With a conventional approach, the RMS value of OUT res-
ponse is derived by averaging the output over multiple 
periods of the signal. Typical measurement times (after 
device settling time) increase as the need for higher 
accuracies increase. Averaging multiple periods is ne-
• 
cessary because the measuring device is noncoherent, and 
does not rely on synchronization. The test approach, on 
the other hand, derives the RMS value by averaging sig-
nal value over one period. Therefore, measurement time 
equals the period of the test signal. The average value 
of a periodic waveform is the net positive area under 
the curve for one period divided by the period: 
t2 
The root-mean-square value is the square root of the 
average of Vin~(t): 
:---...:·~· .&---------
VaMa= l/(t2-t1) tfin2 (t)dt 
where t2-t1= period. 
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dicatee since it is deeigned with a detector (squaring or 
absolute) followed by a timed integrator. But this would 
require a coherent system in which the signal source and 
AVM are accurately synchronized. This synchronization 
causes the integrator to start at time tl and stop at t2, 
where tl and t2 correspond to one period of the input. 
Since the signal is averaged over one period, measurement 
time equals the period of the test signal. 
2. Hardware Emulation: 
The timed-integration feature of the coherent RMS 
fixture is not easily achieved in a pure hardware system, 
but can be performed accurately by emulating the conven-
tional hardware function in software. Fig. 1.3 shows 
mathematical software function to simulate most analog 
test hardware. 
3. Multitone Testing: 
Coherent, emulated hardware makes possible a 
third technique- multitone testing, whereby a number of 
different stimuli may be applied simultaneously. One can 
measure harmonic distortion, while simultaneously mea-
suring frequency response, and propagation delay. It is 
this, as much as anything, that accounts for the real 
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Figure 2-1. LlX DSP-Baaed Tester (7) 
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•• -DSP THEORY 
This section explains fundamental concepts and 
mathematical relationships which must be understood to 
effectively conceive, construct and alter DSP-based test 
solutions. 
1. LTX DSP-baeed Tester 
A versatile DSP-based tester have the capability 
to provide the stimulus to the DUT in either analog or 
digital form. It also has the capability to receive and 
analyse the analog or digital DUT response. Moreover, all 
hardware operations must be executed in synchronization 
to keep the system coherent (see Fig. 2.1). 
For A/A testing (filters, op amps, etc.), .the wa-
veform (WS 371) stores the numerical sequence in RAM, con-
verts the RAM contents from digital to analog, and passes 
the synthesized analog waveform to the DUT. The waveform 
digitizer (FBT 800) samples the analog response from the 
OUT, converts it from analog to digital, and passes the re-
sultant numerical sequence in RAM to the processor. All 
input and output interface components are controlled by 
-
phase-lock loop circuits common to the rest of the system 
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2. The Digital Signal 
Fig. 2.2 shows the meaning behind the numbers sto-
red in the digital signal processor to identify an analog 
signal. A digital eignal ie a discrete time signal which 
is quantized in both time and amplitude. This signal is 
represented in the processor in digital form and resides in 
a one-dimension area of memory, a floating point array. 
Each element of the array defines the magnitude, shape, and 
phase of the signal. (11 
One-dimensional arrays, such as MAT A are vectors 
since they have both magnitude and direction. Such arrays 
can be added by the processor using linear math. A compari-
son of computer math forms is shown in Fig. 2.3. 
3. DSP Test Relationships 
DSP test relationships evolve from the waveform 
sampling and digital signal processing theory, and include 
the parameters that are fundamental to the successful ap-
plication of DSP techniques. Knowing these, then we can 
arrive at the best set of test parameters for a given test. 
Therefore, in this section, we will focus on the prerequi-
sites toward understanding and implementing the DSP ap-
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Fi~ure 2.4 Nyquist sampled signal 
13 
I 
I I I I 
16~Z 
I 
Ja)Teet Tone Frequency (Ft) 
Ft is a test tone frequency contained within 
the continuous wave generated by the waveform generator 
during waveform reconstruction. 
3b) Sampling Rate (Fe) 
According to the sampling theorem, the sampling 
rate must be more than twice the highest frequency com-
ponent in the sampled signal to accurately characterize 
the signal. [ 2] 
Nyquist rate: Fs >= 2Fm 
where Fft\ is the Nyquist frequency, 
Fs is the Nyquist rate. 
Fig. 2.4 illustrates the digitizing of a sinewave bandlimi-
ted to 4Khz, sampled at 8Khz. The upper left figure shows 
the original signal in time domain. The lower left figure 
shows the sampling operation in time domain expressed by 
by the equation: (31 
x·= t: ___ x(nT) ~(t-nT) eq. 1 
= 1/Tr!--- x(t) ejn~t. 
Taking the Fourier Transform of this sampled signal, we 
got: x·= 1/Tt:--- X(w-nw.> eq. 2 
where Tis the sampling time, 
-
w. is the sampling angular frequency. 
14 
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As a result of the sampling process, equation 2 indicates 
there are also infinitely many repetitions of 1/T X(w) at 
integer multiples of the Nyquist rate Fe. These are 
called images as shown in the lower right of Fig. 2.4. 
Providing that the sampling theorem is observed, imaging 
ie not a problem since images do not occur in the let 
Nyquist band, and a low-pass filter easily remove them. 
3c) Sin x/x Rolloff 
Sin x/x rolloff is a problem encountered when at-
tempting to transform a digital code into its continuous 
analog counterpart. It affects the amplitude and phase of 
the output spectrum and is a by-product of the D/A process. 
As shown in Fig. 2.5, rolloff distortion is a function of 
the pulse width PW. The rolloff for a particular DAC is 
predictable by using the formula: (31 
S . Sin (ff* F- *pw) 1n x/x = ~ -
ff* Ft* pw 
where: Ft= test frequency of the output signal 
pw= T for zero-order-hold filter. 
Sin x/x roll-off can be compensated at the DAC output with 
a signal gain correction built into the reconstruction fil-
ter. The response of such a reconstruction filter for the 




Example: Find Sin x/x factor of Audio Source 
Given: pw= 1/F. 
• 
Fs= 32 *Ft:. 
Ft:.= lKhz 
Sinx /x = Sin (3.14 * lKhz * l/32Khz) 
(3.14 * lKhz * 1/32Khz) 
= 0.9989004. 
In this example used in Fig 2.6, filter exhibits a gain 
correction which is x/Sin x. The DAC would be connected 
in a test station module providing the stimulus, such as 
audio source or waveform generator (WS 371). When the fil-
ter is connected between the output of the stimulating and 
input to the OUT, the filter Sin x/x correction ensures 
that the stimulus in fact, what is called for by the . 1S, 
test program. 
3d) Quantization Error 
I 
QE is a problem inherent in the AID process due to 
the finite resolution of an ADC. QE is equal to 1/2 of the 
value of LSB of digital code representing Vmax. (41 
QE = 1/2 LSB of Vmax 
= 1/2 * ( Vmax/ 2-n ). 
Since QE is not compensated like sin x/x, the waveform 
digitizer (FBT 800) uses 14 bits ADC to minimize noise. 
17 
\ 
3e) Unit Test Period 
The UTP ie the ernalleet time interval for sampling 
that allows information to be captured correctly. It is ex-
pressed by this equation: 
where: 
OTP= N/Fe 
N= number of samples, 
Fe= Nyquist rate. 
[ 5] 
• 
Example: OTP= 16 samples~ 8000 samples/.= 2ms 
Let Mand N designate the number of cycles and 
the number of samples respectively in one UTP, then each 
test tone frequency bears the relationship ( Fig. 2.7): 
Ft/Fs= M/N 
where M,N are the smallest ratio integers. 
Ignoring random noise, the OUT response is a 
complex wave with period equal to UTP. Being periodic,it 
has a discrete frequency spectrum based on multiple of 
fundamental frequency which is the reciprocal of the OTP. 
To distinguish it from other fundamentals, it is often 
(~ 
called the Fourier frequency, denoted by F~:(11 
F:E= 1/UTP = Fs/N 
O• 
Note that F~ is a frequency submultiple of the test 
tone frequency Ft• In other words, a tone of F~ 
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4. Pourier Tranaform 
Let x(nT) be a periodic digital signal of N point 
sequence: x(nT)= x(nT), 0 <n < N-1 
= 0 , otherwise. 
Discrete Fourier Transform of x(nT) is defined as: 
N-1 X(mF~)= 1/N 'r x(nT.) e-j 2 wmn/N, n=l,2 •• N-1 
n=O 
N-1 
= 1/N I x(nT.)( cos 2wmn/N - jsin 2wmn/N ]. 
n=O 
The Inverse OFT of X(mF~) is defined as: 
x(nT) = l-~(mF~) e-~ 2 wmn/N, where m=l,2, •• N-1. 
n=O 
If we let array "s" and array "c" store the sampled 
[ 5 ] 
sine wave and cosine wave respectively, and the original 
sampled waveform recorded in array "b", then we will obtain 
MAT A and MAT B by summing the products resulting from ele-
ment-by-element multiplication of "s"*"b", "c"*"b" and mul-
tiplying this sum by 2/N (see Fig. 2.8). 
Thus, if b1= x(nT) and ci= cos 2ffmi/N, 
s1= sin 2ffmi/N, i=l,2,3, ••• ,N-1 
then Am= 2/N r bis.and Bm= 2/N ~ bici. 
i=l ~ i=l 
The LTX DFT measures phase and amplitude of 1 spec-
tral line at a time: on the test tone, and on the 2nd, 3rd 
harmonic of the test tone,but has the advantage of adapting 
to any N (see Fig. 2.9). In contrast, the FFT is a multiple 
of DFT in that it returns the cosine/sine pairs at all the 
M'th harmonic of F~ within the Nyquist band, but has 
the disadvantage of requiring N must be a power of 2. 
22 
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Therefore, we must be careful in using the FFT to ensure 
that the response components are jointly periodic with the 
UTP. Thie condition is satisfied if the OTP has a value of 
N(UTP) matches N(FFT). Then the FFT create bins or spectral 
lines into which energy may fall. These bins are spaced by 
discrete frequency F~. The lowest is DC, and the high-
hest is Nyquist frequency, because: 
Maximum M = N/2 
' 
Maximum Ft - (N/2)* f~ = Fs/2. 
Unfortunately, each bin can receive energy from nearly any 
place in the spectrum, because each one of the Fourier fil-
ter that supplies a bin has a broad frequency spectrum. Its 
frequency response is expressed by this equation: (61 
Sin ( NTf') where f'= f - m/(NTl 
G(f)= 
N Sin ( Tf') 
Fig. 2.10 shows the response of the Fourier filter. To 
ensure the only energy recorded in a bin is valid, the UTP 
matches the FFT in the same length. This restricts the line 
spectra spaced exactly by F~, as shown in Fig. 2.11 
where Fourier filter can pass only one line correctly, whi-
le blocking others. However, if t~e signals are not perio-
dic or N(FFT) doesn't match N(UTP), then the signal will 





Fig. 2.11 D£TA1l[0 R[SPONSE OF PCRIOOIC F-OUAICR FILTER 
SP£CTAA OF A P(AIOOIC DIGITAl SIGNAL 
-- - - 1.000 










I I I I 
I I I I 





I I (TC. 
.:.<:, 
:f,·i,g.:. :2.12 O[TAILCD R[SPONS[ Of PCRIODIC FOUR I CR Fil TCR 
SPECTRA Of A NON-PCRIODIC DIGITAL SIGNAL 
-- - - 1.000 
- 0.617 






I .-0 .. 212 
I I 
I I -0.1Z7 









f• • . . . . • . . . 
. . 
. . 
. . . . t .... . V i/ de . 
: l FREQUENCY I • .. I • • 
. . . . 
. . . . 
. . . 
. 









·- •' " 
UTP SIii: t _ I -[_/ V - ..... I . , p r . /. . ~ . FREQUENCY • -
- - ~ .. , . -• . . . . I TIHE . . . . . :i . . i , . i . "' I ., .. - I ' ' I 
[ DC Nth SNFLE NYQ. re{H1) i111 (Hl) etc.] re(H2) 1m(H2) re(H3) 
MATRIX A INDEX: 1 2 l 4 5 6 7 8 
., 
:...s 
., ...._.,,.._... ., ,. 
:...s 




MATRIX A MATRIX 8 
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N-1 COS COMP. (I N/2-1 • F , N'TH-1 SAMPLED VALUE 
N SIN COMP. {I H/2-1 • F f N'TH SAMPLED VALUE 
Figura 2.13 FFT end INV FFT in Computer Matr1caa (7) 
5. Software of DSP: 
*MAT A= OFT <Ft> (B) SAMPLED AT <Fa> 
Array Bis dimensioned to N samples, and array (A) can be 
dimensioned to any number from 3-12 depends on what 
parameter we want to see. Note that Ft and Fs can be 
changed to Mand N respectively. 
*MAT A= FFT (B) 
*MAT B = INVERSE FFT (A) 
Arrays A and B must be one dimensional array of the same 
size~ and their size must be a power of 2. 
The FFT intruction returns the sin/cos pairs for F~, 
and F~ up to (N/2 -1 ) F~. This instruction 
requiresthat array B already be loaded with n decoded 
signal amplitudes sampled successively from the WS 371. 
Note that the Cos/Sin components stored in A as: 
A(l)= DC component 
A(2)= Highest frequency cosine component 
A(3)= Lowest frequency cosine component 
A(4)= Lowest frequency sin component 
A(5)= cos component of 2nd harmonic 




A(2M+l) = cos component of the M'th harmonic 
A(2M+2) = sin component of the M'th harmonic 
• 
*HAT A= MAG (FFT(B)) 
The LTX MAG [FFT) numerically describes a signal in the 
frequency domain by calculating the peak value of each 
multiple of Fourier Frequency within the Nyquist band from 
cosine/sine pairs. Matrix Bis dimensioned to N, while A 
is dimensioned to one greater than 1/2 of array B (see Fig. 
2.11 for array table). 
*MAT P = POLAR (A) 
The polar command can convert the cosine/sine in Cartesian 
to magnitude/phase in polar form. 
28 
III- DSP H~RDWARE 
This section contains functional block diagrams and 
functional description of the WS371 Waveform Simulator, the 
FBT800 Waveform Digitizer. 
1. WS371 Waveform Simulator 
The Waveform Simulator is a programmable analog 
signal generator that transforms a user-defined digital 
pattern into an analog stimulus. Its circuitry falls into 
three main categories: pattern clock, pattern storage/ 
access, and output drive (see Fig 3.1 block diagram). [71 
Pattern clock:the WS371 has two basic modes 
of operation which are load and run. The pattern clock en-
ables the pattern storage/access circuitry to store a pat-
tern during load mode and to access a pattern during run. 
During load mode, the software download command 
causes the download clock generator to provide a pattern 
clock that increments the pattern storage circuitry at a 
rate suitable to transfer data from computer (CP80) to the 
WS371 RAM 4K * 12 bits. The Int/Ext clock control is used 
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• 
During run mode, the <start> command causes the 
pattern clock circuitry to generate a clock that access 
the stored pattern at the desired sample rate. The <start> 
command determines whether this clock is generated inter-
nally by the WS371 or supplied from an external source. 
If the pattern clock is to be generated internally, 
the CP80 sends data to the frequency value and frequency 
range register that reflects the frequency specified in 
the <start> command. 
If the pattern clock is to be supplied externally, 
the Int/Ext clock control passes the external clock connec-
ted at the TRIGGER OUTPUT/EXT CLK IN connector to the 
address counter. The external clock selection allows an 
external device (such as FBT800) to synchronize the WS371 
stimulus to the OUT. 
Pattern Storage/Access :in using the WS371, 
an array represents the analog waveform is converted to a 
pattern suitable for storage in the 4K * 12 RAM. 
During load mode, the software download command 
loads the specified patterns from the CP~O into the WS371 
This pattern continues until all patterns are stored in RAM 
During run mode, the software start command causes 
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Figure 3.2 Test stimulus using WS371 
32 
The start command stores the atart,atop, and if (specified) 
trigger address associated with the specified pattern in 
the start, atop, and trigger address registers. When the 
address counter presents the starting address to the RAM, 
the RAM sends the data word to the output driver. At this 
point, the pattern clock increments the address counter 
to transfer the RAM contents to the output driver at a 
desired sample rate. 
Output Driver: optical couplers connect the 
RAM output to a 12-bit zero-order-hold D/A converter. The 
DAC output via the amplifier causes the complementary 
power output drivers to generate a voltage level specified 
by the digital word accessed from RAM. 
Usua1ly, the output of the WS371 is connected to 
a low-pass filter and/or a programmable amplifier through 
the~socket adapter, as shown in Fig. 3.2. This filter is 
needed for waveform reconstruction and removal of images. 
The PGA (programmable gain) is added at the output of the 
reconstruction filter to allow us the flexibility of sti-
mulating the OUT at different signal levels without chan-
ging the operation range of the WS371's DAC. 
Please see Appendix B for hardware controlling 
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2. Waveform digitizer 
The FBT800 Waveform Digitizer is a precision volt-
meter that samples analog signal and converts the samples 
to digital format for analysis by the computer (CP80). It 
also provides system synchronization in a DSP-based test 
system. Its circuit falls into three main categories: front 
end, timing, and sample set acquisition. (7) 
Front End: 
Fig.3.3 shows the block diagram of the FBT800. The 
front end contains programmable circuitry that allows us 
to select the desired gain and filtering for the signal 
from the DUT. Input selection relays allow the signal to 
-
to reach the preamplifier through either interconnect pins 
(IC 23 and IC 24) or the "SIG IN BNC" connector at the soc-
ket adapter. Preamplifier range selection adjusts the input 
level of the signal to prevent overloading of the A/D con-
verter while still maintaining the recommended 1/2 full 
scale minimum signal level. Two ranges are available: xl 
range for signal > 2v and 2.5x for signal< 2v. 
The anti-aliasing filter removes any frequency 
components above 15Khz. Relay selection provides for 
measurement of the analog signal by the Audio Voltmeter 
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Figure 3. 4 Test Response Analysis usin~ FBTB 
Timing 
• The FBT timing circuits provide synchronization in 
a DSP-based test system by generating sample clock to the 
DOT, Audio source 11, and WS371, and by providing timing 
clock for the sample set acquisition. Three timing modes 
are: internal clock, external clock, and external one-shot. 
Internal clock uses the 10 Mhz crystal oscillator 
as the source frequency Fin. External clock uses external 
supplied clock (48Khz to 21Mhz)as the source frequency. 
Each of the timing circuits consists of a phase-
locked loop and one or more programmable clock registers. 
PLL1 and Ll generate the DUTl sample clock. PLL2 and L2 
generate DUT2 clock. PLL3, L3, 14, and LS generate the WS 
371 sample clock, the Audio Source #1 sample clock and the 
timing clock for sample set acquisition. 
\ 
\_ 




The FBT sample set acquisition circuits converts 
the analog signal into a digital code, and sendscode to 
CP 80. A 4K x 16-bit RAM provides storage for the digital 
code output of the A/D. Typically, the values in the RAM 
are the samples of the DOT output taken over one OTP. 
During loading, the acquisition timing logic controls the 
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Phase-locked Loop Set-up Theory: 
The F., Ft, F~, UTP and M/N ratio profile 
the test application, and therefore stipulate the clocking 
• 
requirements from PLL circuitry. In Fig. 3.4, clock in, N 
register, phase detector, VCO and M register are identical 
in all PLL. Thie is an example of setting up the PLL3. (8) 
Since the integer values for PPL registers are 
calculated to produce desired clock frequency, PLL set-up 
theory determine these values in reverse order. In Fig. 
3.4, the outputs from L3,L4 and LS share a common input 
from VCO. L4 must provide N clock pulses/OTP and L3 must 
clock out 32*M clock pulses/OTP. The VCO must output a 
frequency where: 
L4 * N = L3 * M * 32 




L3 N 32 
Once L4, L3 are known, it must be determined if 
they are compatible with frequency range of VCO. Shown 
below are t~ limits of VCO operation using the UTP in 
Fig. 3.5: 
VCO HI= 16Mhz * UTP 
= 16Mhz * 128ms 
=2.048Mhz/UTP 
39 
VCO LO= 8Mhz * OTP 
= 8Mhz * 128ms 
= 1.024Mhz/UTP. 
To determine if the initial value for the L3 and L4 
will cause the counter to output the desired clock pulses 
using an input within the VCO operating range ae computed 
above, the counter input frequency must be calculated and 
compared to VCO HI ,VCO LO frequencies. 
L4 input freq. = 14 * N 
= 127 * 1024= 130,048 hz/UTP. 
Since this value does not fall within the limits of 
VCO, the value must be scaled. If an arbitrary scaling 
factor of 10 is used, then L4 is 1270 and L3 is 320. The 
scaled values of L3,L4 counters will cause the counters to 
output the desired clock pulses when the input frequency is 
1.3005Mhz which is within range of the VCO. 
N3 and M3 stabilize the VCO and oscillate at a fre-
quency required by L4 and L3. Assume that the phase detec-
tor driving the VCO operates most satisfactorily at 16Khz, 
then N3, M3 can be found by dividing CLK IN by 16Khz: 
N3 = lOMhz / 16 Khz= 625 
16Khz * UTP *M3 = L4 * N 
1270 * 1024 
M3 -- = 635. 
16Khz* 128ms 
LS phase register generates a clock for the acqui-
sition timing logic. Choosing L5 = 635 (1/2 of L4), an A/D 
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Figure 4. 1 SAT402 Functional Overview (9) 
• 
XV- EXPER:I:~ENT 
Thia section will discuss an experimental multitone 
testing using a PCM receive filter ae a DOT to explore the 
advantages and problems encountered during high volume pro-
duction testing. 
1. Socket Adapter Design 
Fig. 4.1 shows the DSP-based socket adapter func-
tional block diagram used in this experiment. All the re-
lays are controlled by assigned CBITS. Generally, these-
lection of inputs to the OUT, outputs from the DUT, filter 
amplification, and the selection of the signal to be mea-
sured is dictated in the program by the on/off condition 
of the controlling CBITS. All control bits are available at 
the test head socket adapter connector. The control bits 
are separated into 4 words of 16 bits each: 
SET CBITS A TO BITS <list> 
B 
The "SET CBITS" instructions set all 16 control bits of 
the selected group (A,B,C,D) to the specified pattern. 
The "BITS <list>" is a list of one or more CBIT number 
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included in the liat are aet to "zero volts" state, where-
as CBITS whose numbers are not included in the list are set 
to "open circuit" state. The specific CBITS assignments and 
its relation with a particular relay are shown in Appendix 
Appendix C shows the SAT402's functional diagram 
" " of which I select the hardware needed for the filter test 
to briefly explain theirs assignments as following: 
* a 15Khz reconstruction filter at the input of OUT 
--
is needed to remove images and to allow test frequency up 
to 15Khz. The Sin x/x rolloff is compensated at the DAC 0/P 
with a correction factor x/Sin x built into the software 
program so that the rolloff is transparent to a constant 
amplitude signal. 
* to provide maximum accuracy, a programmable am-
plifier gain (PGA) is built into the socket adapter at the 
outpu~ of the OUT. Amplifying the DUT output minimizes the 
effect of . noise, and allows the DAC to work at the same 
-
range. This gain factor is programmed by the CBITS A via 
software. To optimize the accuracy of amplitude measurement 
the amplifier built into the S.A. in combination with the 
digitizer (FBT 800) is automatically calibrated to the 
tester' high accuracy measurement system. (71 
*VI2, VI3 are power supplies needed to deliver 
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MPl, MP2, etc •• are measure pin selectors at
 
the socket adapter through which the measureme
nt module 
metrimax can be connected to for DC meas
urement • 
The analog source selection, AS1 and WS3
71 sup-
port most test activities requiring anal
og excitation. 
Either AS1 or WS371 can be selected by contr
olled CBITS 
to generate pure sinusoidal einewave for
 singletone test 
or synthesized signals for multitone tes
t. In this expe-
riment, we will assess both techniques a
nd analyse the 
results in term of speed and accuracy. 
2. Mathematical Creation of Test Stimulu
s 
Choosing the test frequencies and its am
plitudes 
is a critical step in multitone testing 
if we want to avoid 
erroneous measurement or overload the DA
C of the WS371. 
Therefore, a few guidelines must be follo
wed, as explained 
in this section. 
Quantization distortion adds unwanted energy to th
e 
spectrum of the reconstructed channel ou
tput which results 
in erroneous measurement. Since QE is periodic in 
one UTP 
and occupy any or all lines spectrum tha
t are valid, we 
can offer many locations for this distor
tion components to 
appear, thus diluting the spuriou~ energ
y that falls into 
any one line.CS] As in Fig. 4.3, QE concentrate in
 2 loca-
tions only because M=l: 
Ft/ Fs = 1000hz/8000hz ~ M/N = 1/8. 
46 
The noise is periodic with Ft and it occupies the 
same line as Ft and its harmonic. However, if we choose: 
Ft/ Fe= 1020hz/8000hz --> M/N = 51/400, 
then there are as many spectrum lines spaced by F~= 
8000hz/400 = 20hz. Moreover, we would not want to apply any 
any frequency that fall onto the harmonic of another. As a 
matter of interest, here are a few guidelines: 
l.The Fourier Frequency is never part of the input .. 
2. No Mis a close multiple of another M .. 
3. No M should be the sum or difference of any 
other two M's. 
4. The peak value of the multitone complex must not 
overload the Test device. 
Choosing odd M guarantees condition #3. 
Prime M will ensures both #2 and #3. 
For the peak amplitude, A, of single-tone is calculated as: 
RMS of single tone= RMS of multitone / ~K 
where K is number of tones in the multitone signals. 
Thus, RMS of multitone * i2 
Peak of single-tone= 
tK 
Since we are going to test a PCM filter, we need 
about 8 in-band and 8 out-band test tones. 
Choosing Fs= 32Khz = 32000 samples/sec., 




DTP= Fa/ N = 64maec., 
F~= 1/UTP = 15.625hz. 
Following these guidelines above, Mand Ftare derived 
• as: M= 7; Ft= M * F~= 7* 15.625= 109.3791hz 
M= 63, 67, 127, 193, 217, 257, 263, 271, 273, 277, 
279, 281, 293, 317. 
Ft= 984.375hz, 1046.875hz, 1984.375hz, 
3015.625hz, 3390.625hz, 4015.625hz, 4109.375hz, 4234.375hz 
4265.625hz, 4328.125hz, 4359.375hz, 4390.625hz, 4578.125hz, 
4953.125hz. 
3. Socket Adapter Calibration 
Since the test program calls for sensitive measure-
ments, it would require calibrations calculated for the 
followings: quanta per volt factor (Q/V) of FBT800 ADC, 
WS371 15Khz reconstruction filter, FBT800 anti-aliasing 
filter (15Khz lo-pass), and the DC offset, DC gain, AC gain 
of programmable arnplifier.(please see program FILTERCAL.AN) 
FBT ADC- Quanta per volt factor: 
The approach of this program is this: 1) find the 
FBT800 ADC code edge near the +full scale (+FS) and -full 
scale (-FS), 2) measure the respective voltages for each, 
3) from the measured voltage, calculate the quanta per volt. 
48 
. ,.. 
QUANTA/VOLT• QUANTA CODE @+FS - QUANTA CODE @-FS 
VOLTAGE @+FS - VOLTAGE @-FS 
The main program first connect Vil and MM HI (measurement 
module) to the input of the FBT800 via the socket adapter 
(line 300-310). Vil ie then referenced to the ripple source 
voltage (at this time RS=O) and set to force +4v (line 330-
350). The main program then jumps to the digitize subrouti-
ne (line 360). The digitize subroutine causes the FBT800 to 
digitize this +4v, stores the digitized results in quanta 
code in Q8 and returns to the main program. Cl is set equal 
to this code and the main program go to the edge finder 
subroutine (lines 370-390). 
The edge finder subroutine finds the code edge by 
performing a binary search. The binary search occurs in a 
FOR-NEXT loop (lines 6670-6770) that adjust the ripple 
source voltage in decreasing submultiple of an initial 
32mv setting. Each new voltage level is digitized. Depen-
ding on the results of the comparison of the new quanta 
code with the old quanta code, the submultiples (16mv, 8mv 
8uv •• )are either added or subtracted. The final voltage 
setting is within 8uv of the code edge. The voltage at +FS 
is measured by the metrimax and stored in V, whereas the 
quanta code for this voltage is stored in A. The edge fin-
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Figure 4.4 Edge Finder subroutine- binary search 
50 
4v+32mv 
the binary search. In the main program, C8 is set equal to 
quanta stored in A, and V8 ia set to the voltage stored in 
V (lines 400-410). Now the entire process is repeated in 
order to find the quanta value and the voltage value for 
the -FS code edge(lines 420-480). Using the values of ca, 
C2, VS, V2, the program calculates the quanta per volt ( 
line 510). If this factor minus 3270 exceeds 372, a FAIL 
condition is indicated (line 512). 
WS371 Reconstruction Filter - Sin x/ x loss 
The approach of this program is: for each frequen-
cy of interest; 1) measure the amplitude of the test tone 
at the output of the filter, 2) from the measurement, cal-
culate a calibration for frequency response and Sin x/ x. 
The main program first connects the WS371 to the 
FBT800 through the reconstruction filter (line 590). Pre-
calculated M values for the test tone are set up in the 
DATA statement (lines 530-550). Within the FOR-NEXT loop, 
the first M value is read and used in the creation of the 
cosine-sine pair that describes the first test tone in the 
FFT array (lines 670-680). The INVERSE FFT performed on the 
FFT array creates a time domain that is loaded into the 
WS371 (lines 700-720). After the WS 371 is started, the 
program goes to the digitize subroutine (line 730) to digi-
51 
• • 
gitize the teat tone at the filter output, atorea the re-
sult in quanta code in Q8, and returns to the main program. 
. . 
A OFT is performed on Q8 (line 740). At line 750, 
the amplitude of the test tone is calculated by dividing 
A(4) (the amplitude in Quanta) by V (the quanta/volt factor 
calculated in the previous program). The Sin x/x calibra-
tion factor is calculated by dividing A (the single tone 
peak amplitude specified in· line 610) by the amplitude 
at the filter output F(l) (line 760). If the calibration 
factor is out of acceptable limits, the program will indi-
cate a failure (line 770). 
FBT800 Anti-Aliasing Filter 
The approach of this program is this; for each freq 
of interest; 1) measure the amplitude of the test tone with 
the filter removed, 2) measure the amplitude of the test 
tone with filter inserted, 3) from the measurement, cal-
' 
culate the calibration factor for the frequency response·. 
After reading the first M value (line 810), the 
program jumps to the subroutine. This subroutine is a 
calibrated test tone stimulus which includes the sin x/x 
factor calculated in the previous progr.am. Line 7464-7465 
create a cosine-sine pair multiplied by x/sin x correction 
52 
factor. The digitizer subroutine then digitizes this tone, 
stores the resulting quanta code in Q8, and returns to the 
• main program. 
A OFT is performed on QB, and the quanta code 
representing the teat tone is stored in Fl (line 930-940) 
After the anti-aliasing filter ie inserted, the test tone 
is digitized the second time (line 920). DFT is performed 
and the quanta code is stored in FO (line 930-940). The 
anti-aliasing calibration factor for the first test tone 
is calculated and stored in array F2 ( l,ine 960). 
As the FOR-NEXT loop is repeated for each test tone 
of interest, the resulting calibration factor is stored F2. 
PGA- DC Offset and DC Gain Cal. Factor 
Fig 4.5 illustrates the Post Amplifier DC Offset 
and technique to calculate DC gain as follows: 1) drive 
the amplifier with positive and negative DC levels of equal 
magnitude, 2) measure the amplifier output at each drive 
level, 3) from the measurements, calculate the offset and 
gain calibration factors. 
The program first connects VI1 to the socket ,/dap-
1 
ter input, ties the metrimax to the post-amplifier 6utput 
and sets the gain to xl (lines 1146-1190). Vil is set to 
force +X volts, and the result of the measurement performed 
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ahould be a value which is equal to the full scale value of 
the application divided by the poet-amplifier gain setting. 
Vil is then set to force -X volte and the measurement is 
. 
stored in Al (lines 4640-4670). The offset and gain cali-
bration factors are stored in variables 01 and Gl. If the 
offset is out of acceptable limits, the program will indi-
cate a failure. After this test, the program then goes to 
next test and does the same thing for each gain setting. 
PGA - AC Gain Calibration Factor 
This program is used to calibrate the ratio AC/DC 
relative gain of post-amplifier at all test frequencies: 
1) measure the amplitude of the test tone with the post-
amplifier bypassed, 2) measure the amplitude of the test 
tone with amplifier inserted and gain set to xl, 3) from 
the measurement, calculate the AC gain calibration factor 
and divide this factor by the DC gain calculated in the 
• previous program. 
After this calibration program is run, a data file 
named CALFACTORS.AN is created to store all the calibration 
factors which can be read out later when we test the filter 
Typical number of these calibration factors are tabulated 










Quanta per Volt• 3280.77 
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~-I~TE~R~TED FILTE~ ~ESTI~G 
. This section creates a test program named "FILTER.AN"to 
test a fifth order elliptic low-pass filter which passes
freq-
quencies up to 3.2Khz and attenuates all stop band frequ
en-
cies above 4.5Khz (see Appendix B for data sheet of DOT). 
1. Swap Block Design 
Swap block is a 24-pin textool, used to support and 
to interface the DUT with the socket adapter. AT each po
wer 
supply pin V+, V-, a 1 mil farad is added from each pin
 to 
groun~ to avoid current spike and noise. Across pin 17 a
nd 
18, there are 133Kohms resistors to set the normalized g
ain 
to OdB. The DUT's input pin 20 is connected to pin 43 of
 
of the S.A. The DUT's output pin 17 is connected to pin 
39 
of the S.A. Pin 7 is the ground which is tied to S.A gro
und 
(see Fig. 5.1) . 
All the VI sources in the LTX are full Kelvin or 
four-wire devices. The "forces" lines are used tQ supply 
current, and the "sense" lines are for voltage feedback.
 
2. Conditions 
Fs= 32000 samples/second, 








~t .. IUt ,. ,. 
CBIT 
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Vin• 0.774Vr•• multitone, 
v ••• k= 2.6V max. peak clipping level, 
A= (.774 • ~2) t ~8= 0.387V•••k• 
where A is peak amplitude of single tone we need to specify 
in the program in order to obtain 0.774Vr•• multitone. 
3. Binning 
Bin 1 = Good devices 
Bin 10 = Distortion Defects 
Bin 11 = Reference Voltage Gain Defects 
Bin 12 = Normalized Voltage Gain Defects- inband 
Bin 20 = Delay time Defects 
Bin 30 = Normalized Voltage Gain Defects- outband 
Set-up: 
-
4. Programming Technique (10) (11) 
•read calibration data into: V, F(18), F2(18), 
G(8), 0(8), E(18) 
•set-up socket adapter 
•set-up OUT 
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16 Out-Band Multitone Wavefonns 
TIM£ 




•generate 8 in-band• multitone stimulus with 
random phase. Apply correction factors Sinx/x to ensure 
"flatness". Fig. 5.3 and 5.4 illustrate multitone input 
waveforms in time domain plotted by HP plotter. (1530-16801 
} . . 
~ ' 
•digitize the input signal (1770-1780) 
** set CBITA to get PGA gain= 2 ** 
•compute MAG spectrum Rl (1880-1900) 
•calibrate MAG spectrum for "absolute volts" 
** will be used during gain test later** (2000-2110) 
•compute Complex spectrum Cl (2150-2160) 
** will be used during delay test later** 
DUT output: 
•digitize the output signal (2320-2330) 
** set CBITA to connect OUT output to PGA ** 
•compute MAG spectrum RO [2420-24401 
r 
•calibrate MAG spectrum for •absolute volts" 
** will be used during gain test later** (2540-26501 




































Teat tl-Harmonic Distortion 
Ft= 984.375hz 
Test 12-Reference Voltage Gain 
Ft= 984.375hz 
Test 13-Normalized Voltage Gain 
Ft= 109.375hz 
Test 14-Norrnalized Voltage Gain 
Ft= 1046.875hz 
Test #5-Norrnalized Voltage Gain 
Ft= 1984.375hz 
Test #6-Normalized Voltage Gain 
Ft= 3015.625hz 
Test 17-Normalized Voltage Gain 
Ft= 3390.625hz 
Test #8-Normalized Voltage Gain 
Ft= 4015.625hz 
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Figure 5.5 IN-BAND, OUTPUT SPECTRUM 
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•Delay time teat: (3426-3640) 
•• uae Polar instruction to compute phaae of I/0 tones•• 
** phase response= 8= •ou~ - f1n ** 
** delay in aecond= 8 + w, where ws angular frequency •• 
In-band 
Teat tlO-Delay IFt~ 109.375hz 
Teat Ill-Delay @Ft= 984.375hz 
Test t12-Delay @Ft= 1046.875hz 
Test t13-Delay @Ft= 1984.375hz 
Test 114-Delay @Ft= 3015.625hz 
Test #15-Delay @Ft= 3390.625hz 
Test 116-Delay @Ft= 4015.625hz 
Test #17-Delay @Ft= 4109.375hz 























•digitize the input signals (gain=2> (4750-4790) 
DOT output: 
•compute MAG spectrum 
•calibrate MAG spectrum 
(4870-4910) 
(5000-5120) 
•set PGA gain= 64 so that FBT800 is still opera-
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C~NCLUSI~~S 
In this section, we will discuss the test results, 
the test time, and limits of accuracy of multitone tech-
• 
nique compared to conventional method which is frequency 
swept, or single-tone method. 
1. Discussion of Results 
Fig. 5.4, 5.5, 5.6, and 5.7 display the frequency 
spectrum of both input multitone signals and output mul-
titone signals which are plotted by HP plotter via GPIB 
output port at the test station. Please refer to the DLIST 
which is the hard copy of the test results generated by 
the computer for a complete list of measured values. 
To compare this coherent multitone technique with 
the conventional hardware, I wrote a second test program 
named "FILTER2.AN" • This program uses the low distortion 
audio source (AS1) already connected to the socket adapter 
to generate test frequencies swept from lOOhz to lOKhz 
with an increment of 200hz. The output·~oltage at each 
setting frequency is measured by an audio voltmeter. 
When the input frequency is moved from one discrete to 
the next, each time pausing long enough for the filter 
and the audio voltmeter to achieve steady-state AC res-























Figure 5.7 Out-Band, Output Spectrum 
• 
.., GI ./ -1 rJ Pl -., .... ~ 
'" 
F'AEClDCY BI NS 
• 
• 
AF133 FREGLJfij(Y ~E5PONSE 






























... ~ ... + 






100. 2575. so 51_:. 752S. 1JOOO. 
f ~ f. r. u f. ~' ( y 






F,IIJ: JUE:IC,V Rf: SP ON Sf OF 1' LOW P~ SS FIL TEA 
I 
















































100. sos~. 7 5?. t; • 10000. 
f P E "lJ t t~ C Y ! 't '4 : f: l T 








teat frequencies were uaed, the data for the curve aa 
shown in Fig. 6.1 took 2 sec. to gather. If we used 25 
frequencies, then the time will be 1 second instead. 
Fig. 6.2 shows the same device tested by multi-
tone technique. All 8 in-band frequencies were applied 
firet,and 16 out-band were applied next, an~ the spectrum 
was obtained by FFT. If the two curves were superimposed 
the difference are found to be smaller than the device-to-
device variations. The total time to exercise the filter, 
to execute the FFT, was approximately 320msec. This test 
time could be even further reduced in half, if we applied 
all 24 tones at once, however, with the trade-off of accu-
racy. Therefore, the multitone technique can save us test 
time of 680 msec. for the frequency response test. 
2. Limits of Accuracy 
Assuming we measure only at frequencies that avoid 
interference, how accurately can we measure the indivi-
dual tones after passing through the DOT? To answer this, 
assume the synthesizer distortion is less than that of the 
OUT, and that the gain and phase errors of the fixture are 
removed by calibrating the WS371 and FBT800 directly toge-
ther. In this case, the limit to digitizer accuracy is pri-
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function of L, K where Lia the number of spectral lines 
in the multitone inputs, and K is the number of bits of the 
AID converter used in the digitizer FBT800. 
Fig. 6.3 plots spectra power Sp per spectrum with regard 
to crest factors of 1.4 and 2.8 in the number of synthesi-
zed spectra Lin multi-sine waves synthesized at unit 
amplitude. In other words, this figure represents the 
ability of the signal source in transfer function measu-
rement to reject internal DUT noises effect. 
Since the quantizing energy in the K bit ADC is 
constant regardless of the number of frequency spectra L, 
the S/N ratio for the observed spectra is given by: 
SN= 6K + 4.8 + Sp [dB], (12] 
And the power accuracy of the observed spectra . 1s: 
~ 20 lg (l+10-aN+ 2 0) ui= 0 [dB] 
where Sp= -10 log (L) - 20 log (Cf) [dB] 
Cf: Crest Factor of Synthesized Signal. 
Fig. 6.4 plots the spectra measurement accuracy 
with regard to number of bits K of ADC and number of syn-
thesized spectra L. Using these equations, we can calcu-
late the measurement error of our test program: 
L= 16 tones; K= 13 for a 14-bit ADC; Cf=l.4 
Sp= -10 log 16 - 20 log 1.4 = -15dB 
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#of tones• L 
• 00,0 3 
• (_-------------------------------~ 
1 2 4 8 16 32 64 128 256 512 1024 
Figure 6.5 Measurement uncertainty vs number of tones 
• 
' 
A• for the phaae of the obaerved apectra, which 
are calculated from the ratio of their imaginary compo-
nents to the real components, the measurement accuracy i• 
given by: [ 13](aee Fig. 6.5 for accuracy with L= 2n) 
= 6· 0.0035= 0.021 
The quantizing noise ia uniformly diatributed 
across N/2 frequency lines or bins in the frequency do-
main, with the spectra power per spectrum being given by 
N/2. Bene~, the measuring dynamic range of the multi-sine 
~ 
wave is expressed by: 
-
Dr= SN+ lO·log (N/2) [dB] 
= 6K + 4.8 - 10 log(L) - 20 log(Cf) + 10 log (N/2) 
= 67.8 + lOlog (2048/2) = 97.9dB. 
3. Summary 
Using multitone test technique, the test speed 
approaches the limit for the type of DOT, yet allows 
simultaneous measurement of frequency response, envelope 
I 
delay, IM distortion and harmonic distortion. The acuracy 
diminishes as the number of tones used, but with good AID 
of more than 12-bits, tests with 20 to 100 tones still 
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"\ APPENDIX A 
GENERAL DESCRIPTION 600133 
The 600133 ,s a modified fifth order elliptic lowpass filter 
wh,ch passes frequenc,es to 3.2 KHz and attenuates all 
sropl)and frequencies abo"e 4.5 KHz. The 600133 is a plug 
,n replacement for the National AF 133. 
PIN FUNCTION 
PIN NO FUNCTION 
7 Ground 
12. 24 V+ 
1 7 Ou tout 
















0 1 K 2K 3K 4K SK 6K 7K SK 9K 
ABSOLUTE MAXIMUM RATINGS 
Electrical 
Suppl v Voltage 
Short Circuit Duration . 
Input S,gnal Voltage 
Environmental 
.. 
Storage Temperature Range 
Operating Temperature Range 
Lead Temperature 
(Soldering, 10 sec.) 
\ 
PCM Transmit Filter 
PHYSICAL DIMENSIONS 
I 11 ¥Aa 
600133-1 
0A 1'( COOi xxxx 
,Tf&llt .~f(t;, 
, 
' 111 .,.... • ~~~---t 
. . . 
. .. . . 
. . 














lndef in, te 
=1av 
-2s0 c to ·+-1 oc0 c 




V 5 = ::t 12V to : 1sv. TA·o·c to +1o•c 
Parameter Conditions 
Voltage Gain· f = 3.4KHz 
f = 4.0KHz 
f > 4.SKHz 
-
Passband Ripple 300 Hz < f < 3KHz - -
Differential Delay 1 KHz ~ f ~ 2.6KHz 
Distortion f = 1 KHz, e;n = .1Vrms
 




• Referred to OdB at 1 KHz 
V+ 







































Ra= 133K rOR OdB GAJN 
VovT 
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F8T800 HIGH LEYEl ~S 
I ASI I I 
I I C J I IF IL TE:riEO 0 I 
srr Faraoo INPUT ro C r- GNC r;'\ 1J C 1uNF rL TEREO 1J 
I 9NC0 I 
I EXTE~NAl r,., I 
I I HTEAAAl U I CONYERS I ON SCT FET800 iO 
I ST AAT I I AC:lU I S IT I ON 0 
srr F3T800 TO . I STCP I I (ASO.K @ J C c::JHVERS I OH 0 J' (OUT @ } 
SCT. r9T800 
I ~ASE@ I 
I AA TE @I RfG I SiE~ iO 
I ASO.l<@ I . 
I ctl< I @l 
~ C.K 2@ I 
< I EXPR> 
@ IEX t ~RNAL. I 0) 
• 
--
;[ 1 I @. 
SIT FaiaOO ?tl.. I 2 l TO (<I EXPR 
I 3 I 
> OVER· < I EX?R > JC1 IHTEAAAL I C.OC<] 
S tr F'5 T800 SAi f'' .. E S I ZE TO < I EXPR> @ 
FSTaOO 'ltAIT (T[~OUT <WR> J 
IF FBT800 TI ME CUT THEN < I HSTRUCT I ON CS)> 
MAi RE.AO FBS INTO < > (§) 
•• 
• 
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, I 0: C .• , ,n S aid Value 2 cm Ccnpp-t • Htpt,ar. S:1'8Q, 2n• 1-11 I td Ya I ua 
J cm C.oon .. , ' ~ .. ,., S:r90, J~ '-'s,11111 Va I ua 
.. $IN C.::,v11ant • F'Dur, ,r F'r,,o. Au, 5-1111 Value 
! cm Coap. t 2 • klur,er F,,.q. !tft &aa,led Val11e 
I SIN Coao, t 2 • Four,er F'P94, IU S-1 td Value 
' 
COS C.D. • 3 • klu,.,e,. i:,..o. 7u, '-;11,~ v., ... 
• 
I SIN Coaii, • 2 • F-ourter i:,,,."· •~ '9.illad v,1u, 
; 
• • . 
• • • 
• • • • • . 
• . • • • • 
11-1 CDS C... • 11/1-1 • Fllu r; •,. F, l'9fl • llf-1)UI lea,lell ValN 
II S?II Coat • t ll/~1 • F,ig,., .,. F-,..4, 11,n S..pled v,111, 
100 MAT A= MAG[FFT (BU 
A I 
EUMEN'T SP!CTRAL a,,re,r TJ IE S&llP\.ES 
, DC 
'"' 5 
pied v., .. 
2 NU • Feull'iel' F,.... 2'td 5 ;lea ValN 
. 
J. MC • 2 • FMl"ief' F,_.. Jrtl 5 ,.., v., •• ; 
' 
Ml .. J • fainer ""-· •ui I 111 .. V•IN 
. 










1112 • 1 . , Ml • 1111 • Fourt,,. ,.,.... INfl,.1 )111 a..,1..r Ve IN 
1111 • I • I N12-II &II S-;l •111 Ve IN 







I • I • I 
• I ., ... , ,, ... v,,.,. 
HIN• FT/FS 
FF= FS/N 





',,: .• # r 
' 
EXAMPLE: CREATE D.S. Given: FS = 16384 
96 FT = 
FT/FS =HIN= 96/16384 = 3/512 
100 FOR I= 1 TO 512 
110 A(IJ = SIN [[I-1)*360°3/512) 









MAG of 1st 
PHASE of 1st 
MAG of 2nd 






















INDEX RULE - If A is FFT array: 
P ( 2*M+1 ) = MAG @ Mth HARMONIC 






. ·. -. 
' • 
MAT WS PRECAL <1rr1y> INTO 115 ( <expr>J 
MAT LOAD WS Willi IS (<expr>J 
START '6 ( <expr>l WITH FREQ <expr> 
or 
START .S ( <expr>l WITli EXTERNAL CLOCK 
I 
.. 
r.- --- ----- - - - - -,,m•a.~---, 






















I a-. LGI,; ••~t(ll I 
I cir 1---------~ (ll I 
Cl It{ a.:. TOI ~IIC'l c.-a, U 
- - - - ...,., - - .-. - - - - - - - - ---- -1-J l 
-~;,;-- - --------- -------n j_ 
~~~. •arsr I r - - - - - --- - - - - - - - - .;.1· -
J C.. OU I C1I/T PU'T Dl I YE ., o 
,. , I .1 • l-
~!s1 . r---,..l..l..2ni~n~.!.I " ' I 1 ,,, • ~i:.a1 • ,nz 111 ~ -, ~ ....... - ...... -v· ,~,.~ , o,, - - , .......-, t t I 
r--v. 1 • • % ~ 
I I .,,., ,r-:,,. ~ ~ "• I 
I l ... ,~, I" 
I I ,1 
~""' ltl I - __ ,, .- I 



























' ar;1srr• ~-~-....... ~~--~\;l.'i.....~---
(IT I CLOCt 
1,1, ..._ ' [IIAILC I 
Elll.ll! I ..... 




i----+-0 [l, I 
- ~~ 
PlTT[ltH STORAG[/ACctSS '500 
-
I I 
I : • : m i- ~·• I 
,. - - r-, 'r Cl*"' fo ·• I L--- ·~1--- ------~ 
JSQ.&T!l)I .........,. ; :. J ... I . 
. TIUSFO!Wl l • • J ' 
... 







Load WS with D.S. held in 
T~en start producing D._s •. 
. ' .. .. 
. . •, . .. .. . . . . . 
array A 
. . .. , ' .. 
·•. ·• .. · . ·,~ ·. ··-· 
. . . 
• .. ' . . . .. •. . 
. . ·• ~ .. : ........... ;.. •.:""..i:;. _:·.r ... \ ... - ..... . 
. ·-" --:.;. 1·. • ..... f, . 'I:' •' 
'· . 
. 
I ' . I • 
• 
. . ... 
',, .4 ·:. ' ' . . . ' • ' 
. 1'' ..... _-... · .. ,· •. 
. . . .. .. ' 
. . . . . . .. .' .. 
I • 
. I ' • ... .. " 
i ' 
-: ... 
' ' ! : 











.. • .. t .. ,.~.· t·• ~~ .. ~·-:;' ,, 
' • ·-i • 1..1. .... .. •. 
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::',•' ' I ~'••','"I, • •' 
: ;' ~· ·=~·-.::.··-~ • ... · ,. ... 
. . . . -. 
. • .. ".: '. ..... . . 
. . . . ., .. . . , . . 
.. .. . -~'. ....... , .. 
· ... ; •.·· .. ,. '' . ~ .. · . ,, 
.... ''- . . 
.'-.7•:.:·'" -;·· ... 
. -~,-: ;·• 
. 
r • • • • . :..-·:. ; 
. . ' 
,--·--
I 83 I 1 
. ., 
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·. ·.:.: •"i'• . •.. 
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. . -;, 
. : .. : 
. I , ·, 
t .• -:· 
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M>f(S.. \N.(1-S OIH(f4Wal( 1"'(C.,•O: 
I All CAP-a IOa YAU,(\ ~ ... WE<t1Df'A8 a.DI. I All •111t011 -...U(~ &al • C1:14WS. ' .. ,,. l \, • 
• IP(CM,I. 
G:IOI .. 
.\ ~ A.1.e.1.0.11 . .... 111 Ol'-11 CM N · At~ACID 9'r .. ~ a M A COi I ........ CAhafca -II,,, 1(1'al(IJII .... I ... e. 
il-...Aoilf""'-1 ....... Yttl ... - .,. 
··-
... 






~2 +'hi • 11W • 
~IC 
., ~ ,, v c~ 
D.Jf .... - +11V ~l •ll'W 
&. - - , 
Stt. I 
...:> , . 
~--,I 
• • OIi 
VS2 JI . ..I I .. ~ 
c~~ Ct.9 M4 ..,-, • -tW ,~ 
--¢ 0.1 ,, • I CIH •• 01 IC)-.. 
.. ,., . ..., 
I I 
I i - - I I 




·- ~ ~ IIPIO - .I I I L •• 061 ~-- ... • • r •• I K48 IOU, 1 ' ' I ~ _1_ ~tC) ~ 
-t - • .I I - -- ., L: - - • ~ t M~ w,41A rut••+ Rel .. ,, +lN "3 D41 t(),I( l._ C 1"}7 02 • ~ I\) l\l 5H.I 
·~ 
... ll()()I 
VllH$ -~v ~ cu A" IOtlt) Pe ~ en Ol • •• CtS ., n Vl2HI 
· ·~ 
,... .., z 
::r 0.1 °" ~ I fJ Al _,.., IIIOOI ICll)I ,,... --SH.I •• I ~~ M ID YIJHS i ff C,4 
... YlJHf' 1! n AJ (X) 
~- L_ - -\7r -' \J1 CJ 
•• m ... Yl4HS CD CK (D Vl4Hf g 
-, 




=:I' z CD 
• 
TO ;a./ 
- -~l- _, 
c+ =JI a ..... 
I\J C.)() ~ 
-l!N~ 0.1 
........ 
t.\., ..... C\ 
tl~V WQ 
C2~ 
22Pr ~NO "'-A .. 
JO 
., ......... Ot. 12 
OAl~A 
'"' 
, ...... ..... 
SPARES 
- --
L.. - -~)- - I C.21 T ( L ( C OW C ()1,,,18) C ()()£ C 






I ... NJU7 
SA-A 
W4 cm------.... 


















'::I" 1[881 m 
CD 
C"t FROM ~,~ _ _. _ _......_ ...... -.--... 
SH. i K.U c., 
GAIN SELECT Of Al I 
cans c.AIN 
BIO a, 88 Of Ate 
I I I I 
I I 0 2 
I 0 I 4 
--
' 
0 0 I 
- 0 I I ., 




0 0 I ~ 
-· 
0 0 0 128 
·~ • 
C4t ~ O.t CNtt 
, 
I • TPt4!) 
. ~ _,,_, 
I ~o~~~ +at 
I a.,. I 91#-~ 
[~ I 










~ A)I ,~ 
1\ 







'!)_Ill( 1 \, 
-m- ·~ 
+l'!lt - .., 
ul~; 
!111'9 I 
... , .... , ~ 








1.4 a.JIil l"' 
I ..... !) 
1. • ~ 1\, ~ .00. S,A A 1()()11 ~~ 
~c1J ... , 2 i ll ~~ I" 
... ~ 
... , .. 
• 
• 
QJTPuT Fil TEA 'S(L[CT 











































K45 thru K48 
KS 
K35,K51 
K10 thru K15 
and 




































K37 On/K38 Of'f 
K38 On/K37 Of r 
K2 On/K1 Off 
K1 On/K2 Off 
K16 On/K4 Off 
K4 On/K16 Off 
KS On/K3 Off 
K3 On/KS Off 
K32 Off 
K32 On 
K46 & K47 On/K45 & K48 Off 
K45 & K48 On/K46 & K47 Off 
KB Off 
KB On 
K51 On/K35 Off 
K35 On/K51 Off 
SWS pin 5 On 
K13 On/K12 Off 
K15 On/K14 Off 
SW5 pin 8 On 
K13 On/K12 Off 
K15 On/K14 Off 
SW4 pin 5 On 
SW4 pin 8 On 
S\'16 pi n 8 On 
K13 On/K12 Off 
K15 On/K14 Off 
SW3 pin 8 On 
K13 On/K12 Off 
K15 On/K14 Off 
K10 On 
K13 On/K12 Off 
K15 On/K14 Off 
S\tl'2 p i n 8 On 
K14 On/K15 Off 
K13 On/K12 Off 
SW2 pin 5 On 
K1 2 On/K13 Off 
K15 On/K14 Off 
K11 On 
K13 On/K12 Off 
























EXT CLK Input to WS 
(no relays] 



































88 ,89 ,810 
88 ,89, 81 O 















K30 On/K31 Off 
K.34 On 
K30 On/K31 Of ( 
K31 On/X30 Off 
K.36 On 
K30 On/K31 Off 
KS On 
SW1 pin 5 On 
K7 On 
SW3 pin 5 On 
KS On 
SW1 pin 8 On 
K21 & K22 Off 
K21 & K22 On 
WS EXT CL K f ram Di g 1 t 1 z e r 
WS EXT CLK from Ch 6 
K24 & K26 On/K23 & K25 Off 
K23 & K25 On/K24 & K26 Off 
K17 On/K18 Off 
SW7 pin 5 On 
K18 On/K17 Off 
SW7 pin 8 On 
K18 On/K17 Off 
K19 On/K20 Off 










SW8 pin 8 Off 
SWS pin 8 On 
SW11 pin 8 Off 
SW11 pin 8 On 
KS2 On/K53 Off 
Sl/12 pin 5 On 
K53 On/K52 Off 
SW13 pin 8 On 
K53 On/K52 Off 
SW12 pin 8 On 
K53 On/K52 Off 
[X 11 
ex 1s1 
• a1ITS/REUY CJIOSS REFERENCE (cont'd) 
Q3ITS RELAYS ON/OFF CONDITIONS 
• 
815, 16 K27,K49,K50 815,816 K40 On/k3S arr 
and K50 On/K49 Of r 
K39 thru K42 815,ffl K41 On 
K39 On/K40 Of r 
. K50 On/K49 Off 
!f!,816 K42 On 
K39 On/K40 Off 
KSO On/K49 Off 
815,816 K27 On 
K49 On/K50 Off 
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